• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Use a schematic view for an instance inside external HD...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 2098
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Use a schematic view for an instance inside external HDL

MikeVP
MikeVP 9 months ago

I'm using xrun 23.03-s009, virtuoso 23.1, ISR10.29.

For a top level simulation, our digital place and route is called out as external HDL in the hierarchy editor.  In the systemVerilog, it calls out an instance of an OTP cell.  Is it possible to have that OTP cell netlist using the schematic view?  The design will netlist, but fails because the OTP instance "is a leaf instance and is unresolved in cellview."

I've tried putting the library in the HED Library List, adding a netlist to the model path, and put an unconnected an instance of the OTP at the top level test bench so it would be netlisted.  Nothing has worked so far.  Any ideas?

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information