Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 1406
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to create a via in pcell?

TZ20240722725

Hello! I want to create a parameterized cell (pcell) for an inductor, and within this pcell, I need to include a via between two metal layers. Could you suggest any methods to achieve this? Currently, I’m using a custom function to simulate the formation of the via, but this function cannot be called during DRC. Is there a way to properly implement the via?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.