• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Diffstbprobe for common mode stb analysis

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 1925
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Diffstbprobe for common mode stb analysis

SimbaG
SimbaG 6 months ago

In my testbench, I’ve configured Cs=Cf=1 pFCs​=Cf​=1 pF and have included both a diffstbprobe on the differential-mode (DM) loop and an iprobe on the common-mode (CM) loop. My intention is to evaluate the loop gain under these configurations. However, I have encountered some discrepancies in the results and would like to confirm a few aspects:

  1. Simulation Setup:
    Is it permissible and valid to use both diffstbprobe and iprobe within the same simulation? Would the presence of both probes simultaneously affect the accuracy or interpretation of the results?

  2. Result Discrepancy:

    When I run STB analysis:

    • Selecting the iprobe (e.g., /I0/IPROBE) for the CM loop gives me a positive loop gain. The phase starts at −180°−180° and transitions down to −360°.
    • Using diffstbprobe with the analysis mode set to "common-mode" results in a negative gain. The phase instead starts at −180° and increases toward 0°.
  3. Debug for the circuit:

    • Even in the iprobe simulation and trans simulation, the CM loop is unstable, is there a function that can plot the pole location on the schematic to figure out which location cause the unstable issue?

    These results diverge significantly, leading me to question whether there might be a fundamental issue in the interpretation of results or possible configuration misalignment. Could you help me understand why these settings yield different outcomes? Which method or setup is more accurate for analyzing a CMFB (Common-Mode Feedback) loop under closed-loop conditions?

And also ref: https://www.eecis.udel.edu/~vsaxena/courses/ece614/Handouts/Loop%20Stability%20Analysis.pdf

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information