• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. metal pin in layout is showing its actual color

Stats

  • Replies 7
  • Subscribers 125
  • Views 1988
  • Members are here 0

metal pin in layout is showing its actual color

rtyuy
rtyuy 4 months ago

Dear all,

I am using the cadence virtuoso version IIC6.1.7-64b.500.19 and tsmc 65 nm pdk. When i have design the layout,  i am not getting the metal layer color for the pin generation of all metals. I don't know why this problem is coming. Can  anyone  please help me with the same ? i am not able to attach the image.

  • Sign in to reply
  • Cancel
  • rtyuy
    rtyuy 4 months ago

    Dear all,

    i am using the cadence virtuoso (IC6 version ). when i design the layout from the schematic using tsmc 65nm pdk. All the pins are showing yellow box color. However in actual, every metal is defined with different set of color and boundary combination in the display.drf file.

    Text from display.drf file saved in the working directory.
    ( display M1_pin X thickLine2 cyan cyan )
    ( display M2_pin X thickLine2 gold gold )
    ( display M3_pin X thickLine2 forest forest )
    and so on....

    Can you please help me how to resolve this problem.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • rtyuy
    rtyuy 4 months ago in reply to rtyuy

    Andrew Beckett  can you please help me with the same.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Andrew Beckett
    Andrew Beckett 4 months ago in reply to rtyuy

    OK, hopefully you resolved the permissions issues we discussed before.

    Anyway, the first thing to do is to use Tools→Technology File Manager to dump the tech file from tsmcN65 into (say) tsmcN65.tf. Then look in this file for the techDisplays section. This lists the layer/purpose pairs and the packet, visibility, selectability and various other attributes.

    I have a rather old tsmcN65 PDK to hand, and in this technology file the packets are named:

    ( M1 pin cyanXthickLine2 t t t t t )
    ( M2 pin goldXthickLine2 t t t t t )
    ( M3 pin forestXthickLine2 t t t t t )
    ( M4 pin slateXthickLine2 t t t t t )

    Then these are defined in the display.drf at the same location as the tsmcN65 library. Can you check that display.drf to see if whatever packets you have referenced from the tech file are defined in the display.drf which comes with the PDK? My guess is that you have a local display.drf which is from a different technology and hence the packet names don't align with what they are called in the PDK. Otherwise if they were matching they wouldn't show up in yellow (it's probably complaining about missing packets when you open the layout?)

    Andrew

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
  • rtyuy
    rtyuy 4 months ago in reply to Andrew Beckett

     Andrew Beckett , I have copied the same display.drf file in my local director which is available in  tsmcN65 folder. and content is available like  "

    ( display M1_pin X thickLine2 cyan cyan )
    ( display M2_pin X thickLine2 gold gold )"
    however can you please elaborate what you are trying to say about the file dump. When i open the technology file manager ,Here option comes "Select all" . shall i select all??   and which file i have to browse in "the ASCII technology file".
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Saloni Chhabra
    Saloni Chhabra 3 months ago in reply to rtyuy

    Yes, it's okay to choose 'Select All'. In ASCII Technology File field, you can simply write the name of the file you'd like to be generated. For example, if you type tsmcN65.tf in this field, a new file by this name will be created. In this .tf file, look for M1_pin - do you see this display packet defined for M1 pin? It will be in section:

    techDisplays(
    ;( LayerName Purpose Packet Vis Sel Con2ChgLy DrgEnbl Valid )
    ;( --------- ------- ------ --- --- --------- ------- ----- )

    ( M1       pin          M1_pin       t t t t t )

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
  • Saloni Chhabra
    Saloni Chhabra 3 months ago in reply to rtyuy

    Yes, it's okay to choose 'Select All'. In ASCII Technology File field, you can simply write the name of the file you'd like to be generated. For example, if you type tsmcN65.tf in this field, a new file by this name will be created. In this .tf file, look for M1_pin - do you see this display packet defined for M1 pin? It will be in section:

    techDisplays(
    ;( LayerName Purpose Packet Vis Sel Con2ChgLy DrgEnbl Valid )
    ;( --------- ------- ------ --- --- --------- ------- ----- )

    ( M1       pin          M1_pin       t t t t t )

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • rtyuy
    rtyuy 3 months ago in reply to Saloni Chhabra

     Saloni Chhabra  Andrew Beckett , I followed the same process as told by you and the problem is resolved. Thanks a lot.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information