• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Cadence LVS Error in the Schematic vs Layout

Stats

  • Replies 2
  • Subscribers 125
  • Views 1163
  • Members are here 0

Cadence LVS Error in the Schematic vs Layout

ranaya
ranaya 3 months ago

Hi All,

I am trying to perform LVS between a custom standard cell schematic and layout. I have the schematic, layout and the symbol views to this cell and when running the LVS, I run into the following error.

ERROR (OSSHNL-116): Cannot descend into any of the views defined in the view list 'cdl schematic' specified for library 'umc65ll' and cell 'N_12_LLRVT' for the instance 'MN0' in cell 'UMC65_DEV/umc65_rvt_inv1r_inwe/schematic'. Add one of these views or modify the view list so that it contains an existing view.

However, the cell MOSFET level components from the PDK are readily available and their schematic view is there already. So basically, from the cell we can descend into the transistor models. 

So actually what does this mean  ?

Thanks in advance

Anuradha

  • Sign in to reply
  • Cancel
  • Andrew Beckett
    Andrew Beckett 3 months ago

    Anuradha,

    The fact that it appears to be trying to use the "cdl" views rather than "auCdl" suggests that it is trying to use the "digital" CDL netlister rather than the (more likely) "analog" CDL netlister (the difference is historical). Most PDKs are set up fro the analog netlister.

    Before starting Virtuoso, set:

    setenv CDS_Netlisting_Mode "Analog"

    or

    export CDS_Netlisting_Mode=Analog

    depending on whether you're using csh (the setenv line) or bash/ksh or similar (the export line).

    Then it should use the auCdl netlister. You didn't mention which LVS tool you're using, but it's likely to be using one of the Virtuoso netlisters anyway.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • ranaya
    ranaya 3 months ago in reply to Andrew Beckett

    Dear Andrew, 

    Thanks for your quick answer. When migrating from old IC6 to new 2023 version, I have completely forgotten about the export variables. 

    export CDS_Netlisting_Mode=Analog solved the issue !

    Anuradha

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information