• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Hierarchical LVS Issues or how to deal with LVS hierarc...

Stats

  • Replies 3
  • Subscribers 126
  • Views 1181
  • Members are here 0

Hierarchical LVS Issues or how to deal with LVS hierarchy

spatz
spatz 2 months ago
  • IC6.1.8-64b.500.27
  • PVS 21.12

I have one main cell X and two subcells, A and B. Subcell A is instantiated twice.

Each subcell and the main cell has schematic, layout and symbol. Every subcell is DRC and LVS clean.

Now, when I perform LVS on the main cell X, PVS throws errors:

  • Mismatched Nets
  • Mismatched Instances
  • Mismatched Instance Parameters

In LVS Run Submission Form > LVS Options > Text and Connect I have enabled Connect by Name, the other options are default.

So I want to ask a more general questions:

  • Do I have to choose specific options to make it work?
  • Is there a tutorial about hiearchical design?
  • Is there a specific chapter in the documentation which I missed?
  • Can you share some tips?
  • What are the best practices?

Thank you!

  • Sign in to reply
  • Cancel
  • RobMan
    RobMan 2 months ago

    Part of the design process is debugging LVS. Can you identify what the issue is?

    It's unlikely there is a real issue  (assuming top level is connected correctly) but there is not enough information here to help.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • CSCNalu
    CSCNalu 2 months ago

    This is really vague and i don't know how your PDK is set up, but a thing I end up checking first every time is making sure that the pins are both defined and placed properly (the pin covers metal entirely and the names are correct, case sensitive, etc)

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RobMan
    RobMan 2 months ago in reply to CSCNalu

    Remember PVS will use the pin labels as correspondence points. Not the Virtuoso pin shapes (primarily for XL connectivity extraction). However, if your sub-cells are clean I assume you are familiar with this.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information