• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Probing current of an instance using hidden supply pins

Stats

  • Replies 1
  • Subscribers 125
  • Views 716
  • Members are here 0

Probing current of an instance using hidden supply pins

Volker T
Volker T 2 months ago

Dear all,

I would like to probe the current of an instance using hidden pins (having its voltage net assigned to by a netSet property). There is a soltution for probing the current of an instance using inherited pins, that does not work in my case, for some reason (see probing current through an inherited pin).

I use SpectreX and ADE Assembler with Virtuoso Studio IC23.1-64b-ISR727.

The scenario is having a standard cell, containing mutiple other standard cells.

I am interested in the supply current of the top standard cell.

The top standard cell (hierarchically instance /TOP/I1/I2 in the test bench)  itself has no supply pins at all, and contains only other standard cells without supply pins at their symbols.

Only the schematics of the standard cells at most bottom level contain "hidden pins", i.e. an I/O pin with a name like "vdd5" and a net expression attached (like Property Name = vdd5, Default net = vdd5!, Evaluated net vdd5!, for which there is no pin available in the symbol (achievable by activating the "Exclude Inherited Connection Pins" option when creating the symbol view from schematic view)..

Now, I tried several things to probe the current of vdd5 of cell /TOP/I1/I2:

  • Using Outputs→Add→OP Parameters. This does not work even when I just type in the hierarchical path and pin name/property name/whatever. After typing in any text, ADE Explorer simply deletes it, probably, because it's an illegal expression from its point of view.
  • Using a "save" statement in an .SCS file, again using the hierarchical path plus pin name, separated by a colon (like "save TOP.I1.I2:vdd5"). Using the property name instead of the pin name, or the net name of the net attached by the netSet does not work either.

For plotting the current, I tried both OT("/TOP/I1/I2" "vdd5") and IT("/TOP/I1/I2/vdd5"), again also trying pin name, property name and assigned net name. Nothing works.

So, how can I probe the standard cell's current, if all of the above fails to work? (Modifying the circuit is not allowed.)

Thank you!

  • Sign in to reply
  • Cancel
  • Volker T
    Volker T 2 months ago

    Okay, the solution is already stated in Andrew Beckets answer of the above linked post.

    One needs to look up the net name as used in the spectre netlist. It is a different name of what I can see on schematics level. Then it works!

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information