• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Virtuoso PEX "Nothing in Layout" Issue

Stats

  • Replies 3
  • Subscribers 125
  • Views 83
  • Members are here 0

Virtuoso PEX "Nothing in Layout" Issue

AR202509099018
AR202509099018 5 hours ago

Dear All,

Hi, I ran into the above error when performing PEX in Cadence Virtuoso for a standard cell. The Cell was clean in both DRC and LVS stages, but it runs into this error at PEX stage. Due to the length of the PEX log, I have just attached it as a separate file to this post. I'd be grateful, if someone could shed a light on to this matter to get PEX run successful.

https://sharetext.io/4f57e923

Thanks in advance.

Anuradha

  • Cancel
  • Sign in to reply
Parents
  • Andrew Beckett
    Andrew Beckett 4 hours ago

    Anuradha,

    You're using Calibre in this case. Calibre is not a Cadence tool - it's from Siemens EDA - both the tool and the interface to it are from them, even though you are running in Virtuoso. You should ask this question in a Siemens EDA forum or to their customer support.

    Regards,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • AR202509099018
    AR202509099018 4 hours ago in reply to Andrew Beckett

    Thanks for your clarification. May be you can help me with this one simple thing. In my layout, the transistors are not available as PCELLs. However, their geometries are drawn in full custom mode. So the transistors exist according to the specified schematic information, therefore the circuit is DRC/LVS clean! This should be the case, right? 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Andrew Beckett
    Andrew Beckett 3 hours ago in reply to AR202509099018

    There's no requirement for LVS for the transistors to be PCells. Provided the geometries are drawn correctly and the device can be recognized according to the rule deck, it should be fine.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett 3 hours ago in reply to AR202509099018

    There's no requirement for LVS for the transistors to be PCells. Provided the geometries are drawn correctly and the device can be recognized according to the rule deck, it should be fine.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information