• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Query regarding Virtuoso EMX tool

Stats

  • Replies 4
  • Subscribers 130
  • Views 740
  • Members are here 0

Query regarding Virtuoso EMX tool

VLSI lab IITB
VLSI lab IITB 1 month ago

In the GUI virtuoso EMX tool, even on setting the port settings suitably (as seen from the below image, the tool does set the P001 and P000 ports to MINUS and PLUS respectively), yet at the end it returns error saying P000 not found. Please provide solution for this issue.

I have added the link for the image as reference (as I am not able to upload picture in the forum): https://drive.google.com/file/d/1Foik_uZqrrz2x2NJMIsy_1xVcMiU35V1/view?usp=sharing

 

  • Cancel
  • Sign in to reply
Parents
  • Saloni Chhabra
    Saloni Chhabra 1 month ago

    I can't access the image. Can you copy and paste the 'text' from EMX run log showing the exact error message?

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • Saloni Chhabra
    Saloni Chhabra 1 month ago

    I can't access the image. Can you copy and paste the 'text' from EMX run log showing the exact error message?

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
  • VLSI lab IITB
    VLSI lab IITB 1 month ago in reply to Saloni Chhabra

    Hi Saloni,

    Here is the text from the EMX run log.

    EMX version 2023.1.0 (ad0e223) starting on vlsi33.iitb.ac.in
    Command line for EMX version 2023.1.0:
    ------------------
    /vlsi/cad/cadence/EMX/tools.lnx86/emx/bin/64bit/emx
    /home/users/madhava/work_gpdkl45/trying_emx/EMX_work/IND_Working_inductor_8_turns_test.work/inductor_8_turns_test.gds

    inductor_8_turns_test
    /vlsi/cad/cadence/EMX/share/emx/virtuoso_ui/emxreference/processes/generic65.proc
    -e 1 -t 1 -v 0.5 --3d=* -p P000=PLUS -p P001=MINUS -i P001 --sweep 1e+08

    2e+10 --sweep-stepsize 1e+08 --verbose3 --print-command-line --log-time-level=0
    --extended-warnings
    --message-file=/home/users/madhava/work_gpdkl45/trying_emx/EMX_work/IND_Working_inductor_8_turns_test.work/emxmsg.log
    -l 0 --cadence-pins=1 --quasistatic --dump-conductivity --parallel=0
    --simultaneous-frequencies=0 --recommended-memory --format=matlab -y
    /home/users/madhava/work_gpdkl45/trying_emx/EMX_work/IND_Working_inductor_8_turns_test.work/inductor_8_turns_test.y
    --format=touchstone -s
    /home/users/madhava/work_gpdkl45/trying_emx/EMX_work/IND_Working_inductor_8_turns_test.work/inductor_8_turns_test.s%dp
    ------------------

    8 CPUs detected
    Using 8 CPUs
    Checking out feature "EMX_Solver" 6.3...OK
    Memory limit of 12.33 GB out of 15.41 GB
    CPU supports SSE level 5
    Reading GDSII file...
    /vlsi/cad/cadence/EMX/tools.lnx86/emx/bin/64bit/emx: info: conversion to internal units requires non-integer scaling;
    the process file uses 1 internal units per micron. This is usually not a problem, but updating the process file
    to specify a larger internal units per micron is recommended
    Processing layout...
    Creating mesh...
    /vlsi/cad/cadence/EMX/tools.lnx86/emx/bin/64bit/emx: error: labels for port "P000" not found
    Process exited abnormally with status 1

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Saloni Chhabra
    Saloni Chhabra 1 month ago in reply to VLSI lab IITB

    Hi,

    Can you check if:

    - there is a pin called PLUS in your layout?

    - is this pin at the top-level? You've set -l 0 which means pins only at the top-level of the layout will be searched.

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • VLSI lab IITB
    VLSI lab IITB 25 days ago in reply to Saloni Chhabra

    Hi,

    1) Yes, I have placed pin called PLUS but still it is searching for P000.
    2) Yes, PLUS and MINUS are top level pins.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information