• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Transfer design variable from schematic / layout to av_extracted...

Stats

  • Replies 2
  • Subscribers 130
  • Views 465
  • Members are here 0

Transfer design variable from schematic / layout to av_extracted view

FM202408077836
FM202408077836 28 days ago

Hi Cadence Community,

I am using the following software: Virtuoso Studio version IC23.1-64b.ISR7.27.

I have written a Verilog-A model, created the symbol and a schematic (including the symbol). This model has a float variable. In the property dialog of the symbol, I could select this Verilog-A variable and assign a design variable name to it (my_var). Later, I assigned different values to my_var in a maestro file to check how my circuit behaves with different values. So far everything works as expected. Next, I have created a layout including this model and I can see the Verilog-A variable still includes my_var. I configured all necessary tools to generate the av_extracted view with Pegasus-Quantus. Afterwards, I noticed that my_var was replaced by the default CDF value of the Verilog-A variable in the av_extracted view. 

Does someone know how to ensure that my_var is transferred from the schematic / layout into the av_extracted view and not the default CDF value?

Felix

  • Cancel
  • Sign in to reply
  • FM202408077836
    FM202408077836 24 days ago
    I have found the following solution:
    - Open the av_extracted view in the layout tool
    - Navigator → Filter all affected instances → Select all
    - Connectivity → Update → Layout Parameters
    - A log file opens and shows that all default CDF values are replaced correctly with the corresponding my_var defined in the schematic instances
    - Save
    Felix
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Andrew Beckett
    Andrew Beckett 24 days ago in reply to FM202408077836

    I would suggest you contact customer support about this, because having to edit the extracted view shouldn't be needed - that said, it's a little unusual having a veriloga model which then ends up in the extracted view (I can't quite picture how you have this set up). It would be worth working through this with an AE who can see your setup and then see if there's a better way to transfer the schematic information across to the extracted view (there is a mechanism to do this with extracted devices, so potentially that could be used here).

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information