• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Verilog Parsing Fails

Stats

  • Replies 1
  • Subscribers 132
  • Views 358
  • Members are here 0

Verilog Parsing Fails

OOMR
OOMR 29 days ago

Hi,

I created a verilog view from my symbol in Vituoso and it fails HDL compilation.  This is just a stub created by the tool and it fails right out of the box.

*WARNING* (TE-4309): Extract failed for cellview 'rpackard_lib xnepwrsuphkiehv_aip functional'
Successfully save the HDL compilation setting.
(TE-7051): Saved changes to /nfs/site/disks/xne_iptfmdev_005/rpackard/work_1278p3_26ww18p4_source_xneclklvt/opuslib/rpackard_lib/xnepwrsuphkiehv_aip/functional/verilog.v
(TE-4223): Extracting cellview 'rpackard_lib xnepwrsuphkiehv_aip functional' ...
ERROR (SHDB-11): Failed to parse the verilog module for design unit (rpackard_lib xnepwrsuphkiehv_aip functional). Either there are compilation
errors or cellview is not writable or verilog module does not exist in the file.
ERROR (TI-7001): Cannot load the connectivity information for cellview 'rpackard_lib/xnepwrsuphkiehv_aip/functional' in text file
'/nfs/site/disks/xne_iptfmdev_005/rpackard/work_1278p3_26ww18p4_source_xneclklvt/opuslib/rpackard_lib/xnepwrsuphkiehv_aip/functional/verilog.v'.
Verilog *E,PARSEERR: Either there are parsing errors or cell xnepwrsuphkiehv_aip
is not found in /nfs/site/disks/xne_iptfmdev_005/rpackard/work_1278p3_26ww18p4_source_xneclklvt/opuslib/rpackard_lib/xnepwrsuphkiehv_aip/functional/verilog.v

Cadence version 23.1.ISR10

I have the HDL package enabled, too.

Thaks


Rich

  • Cancel
  • Sign in to reply
Parents
  • Andrew Beckett
    Andrew Beckett 29 days ago

    Rich,

    Is the module name in the Verilog text different from the cell name for the cellView? If it is, that produces this error.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett 29 days ago

    Rich,

    Is the module name in the Verilog text different from the cell name for the cellView? If it is, that produces this error.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information