Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to measure phase margin through deepprobe.?

Stats

  • Replies 5
  • Subscribers 135
  • Views 211
  • Members are here 0

How to measure phase margin through deepprobe.?

VIRAJ PANCHAL
VIRAJ PANCHAL 3 days ago

Hello community,

I am doing the verification of one block. I want to measure the phase margin(PM) though stability analysis. 

I know the method to measure the phase(i.e connect iprobe in feedback path). But my this circuit is complex, so I want to measure the PM from top level testbench so I am using the deepprobe and cds_thru to connect the signal. 

but I am unable to measure PM. In maestro view I got error message in PM expression. 

So my question is that is this a right method to measure PM. if it is right then which probe should I select in stability form.?

 

  • Cancel
  • Sign in to reply
  • ULPAnalog
    ULPAnalog 3 days ago

    I do not see what IPRB3 is in the figure posted. Generally, how I would approach this is by placing a small metal resistor in the circuit where you would have normally inserted iprobe. Then, in config view, I would bind the metal resistor to open.

    In the testbench I would create two instances of deep probe that are setup to probe either side of the metal resistor and connect them across an iprobe.  This is the probe that would be specified in stb analysis.

    Alternatively, you could specify the instance terminal instead of adding an iprobe.

    I am assuming that your pdk has metal resistors.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Andrew Beckett
    Andrew Beckett 2 days ago in reply to ULPAnalog

    I agree - this is covered in my article How to perform a stability (stb) analysis on a loop within an extracted view or DSPF file

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • VIRAJ PANCHAL
    VIRAJ PANCHAL 1 day ago in reply to ULPAnalog

    Thank you for your suggestion and respond, now it worked. 

    I've another little doubt then, if we ignore the resistance while doing simulation then why do we keep the resistance in feedback path.? 

    Thank you. 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • VIRAJ PANCHAL
    VIRAJ PANCHAL 1 day ago in reply to Andrew Beckett

    Thank you Andrew, now it worked. your article has information regarding this thread. 

    Thank you. 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Andrew Beckett
    Andrew Beckett 1 day ago in reply to VIRAJ PANCHAL

    A small metal resistor is likely to have a very small resistance and unlikely to be significant; given that it's no different from the parasitic resistance of a tiny part of the routing, and you are omitting a small part of that interconnect, even if you include the parasitics from extraction you wouldn't be missing much...

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information