Stats

  • Replies 1
  • Subscribers 133
  • Views 57
  • Members are here 0

Can't skip devices inside subckt in Checks/Asserts

AD20260518228

Hi everyone,

I'm having trouble with Checks/Asserts in ADE Explorer and could use some help.

What I need: check all bsim4 devices in the bandgap block with abs(vdsat) < 0.3, but skip any devices inside logic cells — for example, an "inv" cell.

My setup:

· sub = bandgap
· primitive = bsim4
· expr = abs(vdsat) < 0.3
· skip_dev_inside_subckt = inv

The violating devices in bandgap get flagged fine, but the ones inside the inv cell are not skipped at all. They still show up. I've tried both cell name and instance name for the skip, but it doesn't work.

Also, is there a way to highlight the violating devices right on the schematic from the Checks/Asserts results? Would save a lot of time.

Any ideas? Thanks.

  • Andrew Beckett

    The skip_dev_inside_subckt should be a list of hierarchical paths to specific subckt instances, not the names of the subckt masters that are being skipped. That said, I couldn't get it to work in my quick tests (I may have done something stupid and didn't have time today to experiment properly).

    For the second, you should be able to cross-select the violating instance from the Checks/Asserts results.

    I suggest you contact customer support (use the Case menu after logging in to submit a support case).

    Andrew 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.