Custom IC Design

Latest Posts

Discussion

DRD setup and usage with Calibre DRC Deck

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 6 years ago by FormerMember

7 replies • 11500 views
Discussion

Importing Parasitic Netlist to Virtuoso (Wrong Model Name)

Category: Custom IC Design

By anurans

$usertype
•
updated over 6 years ago by anurans

6 replies • 18568 views
Discussion

Schematic check and save error

Category: Custom IC Design

By HarshP707

$usertype
•
updated over 6 years ago by HarshP707

5 replies • 19644 views
Discussion

Quantus not extracting coupling capacitance between 100um traces 2um apart

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 14403 views
Discussion

No Data dialog box

Category: Custom IC Design

By ychandr3

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 15430 views
Discussion

Finding device rectangles using PVS

Category: Custom IC Design

By ChrisEAS

$usertype
•
started over 6 years ago

0 replies • 13262 views
Discussion

How to fix *WARNING* The number of errors was detected in Extract Tab: 1 in Calibre QRC run.

Category: Custom IC Design

By Marben

$usertype
•
updated over 6 years ago by Marben

26 replies • 39760 views
Discussion

Analog low power design

Category: Custom IC Design

By AnupPravin

$usertype
•
started over 6 years ago

0 replies • 13443 views
Discussion

Fully differential amplifier simulation setup

Category: Custom IC Design

By FormerMember

$usertype
•
started over 6 years ago

0 replies • 2573 views
Discussion

how to locate most computational extensive node/cell/circuit

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 671 views
Discussion

Dynamic Glitch Check for gate node of a transistor

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 15472 views
Discussion

annotate from dc sweeping sim

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by DavidLou

4 replies • 14977 views
Discussion

Layout instances and terminals do not match the source(No layout master defined).

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 6 years ago by FormerMember

2 replies • 4894 views
Discussion

deepprobe with AMS

Category: Custom IC Design

By swdesigner

$usertype
•
updated over 6 years ago by Andrew Beckett

22 replies • 28784 views
Discussion

how to enable spectre ac simulation with homotopy=dptran

Category: Custom IC Design

By monglebest

$usertype
•
updated over 6 years ago by monglebest

2 replies • 6116 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.