Custom IC Design

Latest Posts

Discussion

Corner Simulation

Category: Custom IC Design

By YonYon

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15284 views
Discussion

Assura DRC - round edges with geomSize() operation

Category: Custom IC Design

By PekkaH

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 972 views
Discussion

Changing instance model by alter statement

Category: Custom IC Design

By ChrisEAS

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14903 views
Discussion

Regarding Transient analysis of Gate Charge

Category: Custom IC Design

By kapiljainwal

$usertype
•
updated over 12 years ago by kapiljainwal

2 replies • 14428 views
Discussion

How to plot device parameters from transient sims.

Category: Custom IC Design

By archive

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 18873 views
Discussion

Mixed Signal Simulation Question

Category: Custom IC Design

By brianzimmer

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14471 views
Discussion

OSS netlister: how to avoid netlisting of parameter "m"

Category: Custom IC Design

By Andreasm

$usertype
•
started over 12 years ago

0 replies • 816 views
Discussion

verilog netlist to schematic

Category: Custom IC Design

By Myskill

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15868 views
Discussion

Manipulating a single Instance Iterations in Virtuoso

Category: Custom IC Design

By Battosai

$usertype
•
updated over 12 years ago by Battosai

5 replies • 19208 views
Discussion

soi transistor

Category: Custom IC Design

By arundevnkumar

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14651 views
Discussion

Symbol with design variable

Category: Custom IC Design

By HamidKhatibi

$usertype
•
updated over 12 years ago by HamidKhatibi

2 replies • 17533 views
Discussion

Monte Carlo Simulations - Mismatch Analysis

Category: Custom IC Design

By AVen12

$usertype
•
updated over 12 years ago by AVen12

2 replies • 2430 views
Discussion

variable to allow small unit on non-process layer path?

Category: Custom IC Design

By linbo

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13766 views
Discussion

How to use vcvs as an OR or AND gate

Category: Custom IC Design

By sohaiba

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 22193 views
Discussion

Spectre MDL newbie. How to use acnames/actimes with spectre mdl?

Category: Custom IC Design

By Saurabh Singh

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 2969 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.