Custom IC Design

Latest Posts

Discussion

Get run mode in ADEXL prerun script

Category: Custom IC Design

By webbyguy

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 13585 views
Discussion

Virtuoso XL generate>selected from source issue

Category: Custom IC Design

By Roopak25

$usertype
•
updated over 11 years ago by gabriel rf

6 replies • 5632 views
Discussion

layout connection problem in virtuoso layout XL

Category: Custom IC Design

By whitefan

$usertype
•
updated over 11 years ago by whitefan

2 replies • 13997 views
Discussion

layout issue while creating contacts

Category: Custom IC Design

By whitefan

$usertype
•
updated over 11 years ago by whitefan

2 replies • 13664 views
Discussion

Virtuoso 6.1.5 warnings issues

Category: Custom IC Design

By djamal

$usertype
•
updated over 11 years ago by djamal

8 replies • 18292 views
Discussion

OCEAN script generated for AMS + APS simulation

Category: Custom IC Design

By alleyor

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 14033 views
Discussion

meassuring delay in viva

Category: Custom IC Design

By jerry124

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 15127 views
Discussion

Power net short error during Verilog import

Category: Custom IC Design

By Kabal

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14554 views
Discussion

Error with Assura QRC using IBM 0.13um SiGe

Category: Custom IC Design

By sriram123

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13369 views
Discussion

Monte carlo pre-run script

Category: Custom IC Design

By LinuxMachine

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14053 views
Discussion

Transistor Finger/Multiplier does not work

Category: Custom IC Design

By EricHsu

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 2035 views
Discussion

Capacitor Mismatch Coefficient for gpdk 180nm technology

Category: Custom IC Design

By indra0804

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14251 views
Discussion

CMRR of an OP amp

Category: Custom IC Design

By kenambo

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 15687 views
Discussion

Veriloga Montecarlo input from spectre

Category: Custom IC Design

By jeffreyprin

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13057 views
Discussion

Monte carlo on a verilog A custom macro model based on device instance not subckt instance

Category: Custom IC Design

By Fabb

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14376 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.