Custom IC Design

Latest Posts

Discussion

Installing and setting up PVS10.1.2 on IC6.15

Category: Custom IC Design

By Alex Vasjanov
•
updated over 11 years ago by Andrew Beckett

1 replies • 14530 views
Discussion

waveform processing question in Virtuoso ViVA

Category: Custom IC Design

By apple419
•
updated over 11 years ago by Tawna

4 replies • 15175 views
Discussion

Wierd selection option

Category: Custom IC Design

By alpine
•
updated over 11 years ago by alpine

2 replies • 12830 views
Discussion

finding usage/references/instances of a cell in same/other libraries Virtuoso IC6.1.4.500.12

Category: Custom IC Design

By tdtg
•
updated over 11 years ago by Andrew Beckett

2 replies • 3802 views
Discussion

Xdefault for LSW menu text

Category: Custom IC Design

By danmc
•
updated over 11 years ago by danmc

4 replies • 13824 views
Discussion

Verilog-A read file separated by delays

Category: Custom IC Design

By kennethbrun
•
updated over 11 years ago by Andrew Beckett

12 replies • 21980 views
Discussion

Report the netlist types used in ADE XL netlists?

Category: Custom IC Design

By sram8t
•
updated over 11 years ago by sram8t

9 replies • 14919 views
Discussion

Execution of ocean script in Cadence IC 6.1.5 and Cadence IC 5.1.41

Category: Custom IC Design

By Lings
•
updated over 11 years ago by Andrew Beckett

5 replies • 14386 views
Discussion

Layout GXL: Flight wires not displaying

Category: Custom IC Design

By wewa
•
updated over 11 years ago by wewa

4 replies • 15823 views
Discussion

How to execute a c programme in UNIX using SKILL

Category: Custom IC Design

By AmitBiswas
•
updated over 11 years ago by Andrew Beckett

1 replies • 13159 views
Discussion

VerilogA models in Cadence

Category: Custom IC Design

By Sali
•
updated over 11 years ago by Sali

12 replies • 21280 views
Discussion

LVS does not accept proper termOrder

Category: Custom IC Design

By Kabal
•
updated over 11 years ago by Kabal

9 replies • 19151 views
Discussion

Adding Layout block from Encounter to custom design

Category: Custom IC Design

By Kabal
•
updated over 11 years ago by Andrew Beckett

6 replies • 16092 views
Discussion

How-to edit CGSO and CGDO parameters and resimulate

Category: Custom IC Design

By cozdag
•
updated over 11 years ago by Andrew Beckett

1 replies • 14644 views
Discussion

Parasitic extraction of standalone metal traces (IC6.1.5)

Category: Custom IC Design

By Wes8
•
updated over 11 years ago by Andrew Beckett

1 replies • 14556 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.