Stats

  • Locked Locked
  • Replies 7
  • Subscribers 144
  • Views 16053
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Automatic placement of VIAs

Vignesh054

Hi,

  I want to place maximum possible numbers of VIA's whenever there is MET1, MET2 overlap in the design.

Please help me with the skil codel?

  Thanks,

Vignesh T K

Parents

  • Just my opinion on how I would approach initially.

    prerequisite - DRC & LVS clean.

     1) If it is a hierarchial design then open each cell.

    2) Write a deck that can generate marker layers overlapping the AND of M1 and M2 with atleast one VIA12 inside.Preferably DIVA.

    3) if such markers are available then iterate over those markers. Calculate its width & Length. Using this calculate the no.of vias it can fit.

    4) If you  know the cellnames of VIA12s used,  then check the number of vias already under this marker. if less than no.of vias calculated in step3. Delte the current cell and place a new one or just change row & col properties.

     

    catch22 :- As is obvious there are certain limitations. As is obvious this flow will consume lot of time. For flat designs start from step2 and some changes needed at step4.

     

     

Reply

  • Just my opinion on how I would approach initially.

    prerequisite - DRC & LVS clean.

     1) If it is a hierarchial design then open each cell.

    2) Write a deck that can generate marker layers overlapping the AND of M1 and M2 with atleast one VIA12 inside.Preferably DIVA.

    3) if such markers are available then iterate over those markers. Calculate its width & Length. Using this calculate the no.of vias it can fit.

    4) If you  know the cellnames of VIA12s used,  then check the number of vias already under this marker. if less than no.of vias calculated in step3. Delte the current cell and place a new one or just change row & col properties.

     

    catch22 :- As is obvious there are certain limitations. As is obvious this flow will consume lot of time. For flat designs start from step2 and some changes needed at step4.

     

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.