Stats

  • Locked Locked
  • Replies 5
  • Subscribers 143
  • Views 14734
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem in simulation by integrating Random generator with other analog blocks

Analog Design

 Hi ,

 I want to do simulation after integrating  Random generator(Designed in Verilog-A) with other analog blocks. Indivual simulation of Random generator takes less time and gives output within fraction of second . But after integration with other  analog modules(Designed by devices from UMC180nm libraries) , spectre simulator contineously running without completion of simulation. After Some time  It seems to be no completion of simulation ,so I have to  stop simulation before completion . How to overcome this  problem (to complete simulation)? I am donig simulation in Cadence spectre(version ICv5.1)

The design Code like below

`include "discipline.h"
`include "constants.h"

module noise_src(vout,ref);
output vout;
input ref;
electrical vout,ref;
parameter real amp = 0.2 from [0:inf);
parameter real att = 10 from [0:inf);
integer seed;

analog begin
@ (initial_step) begin
seed=23;
end

V(vout,ref) <+ amp * $dist_normal(seed,0,1)/att;
$display ("seed is %d",seed);
end

endmodule
Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.