Stats

  • Locked Locked
  • Replies 4
  • Subscribers 144
  • Views 14926
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CDF parameters connection between AND symbol to schematic transistors

Sarvani

 Hi all,

          I have created a AND(2*1) gate symbol with PW(pmos width), PL(pmos length), NW(nmos width) and NL(nmos length) CDF parameters. And I had a schematic. I need to attach transistors widths and lengths in schematic to symbol(pmos width in schematic to PW , pmos length in schematic to PL something like that.), So that I can directly see the values on symbol from top level without entering into schematic. Let me know is there any solution.

Thank you,

sarvani

Parents
  • Sarvani

     Thank you Andrew,  I am very greatful to you. Its working now and sorry for delay replay. Thankyou very much.

    Thanks,

    Sarvani

Reply
  • Sarvani

     Thank you Andrew,  I am very greatful to you. Its working now and sorry for delay replay. Thankyou very much.

    Thanks,

    Sarvani

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.