• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. How to import large verilog netlist into cadence schematic...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 144
  • Views 14828
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to import large verilog netlist into cadence schematic?

mliang
mliang over 12 years ago

The verilog netlist contains more than 40 thousands component. When I import the netlist into cadence, it gives me an error of "Illegal bus reference - Can't tap "Neta" from "Netb".". I looked through the generated schematic, it messed up Neta and Netb.  I cheked the Schematic Generation Options befoe importing the netlist again. The Maximum number of Rows/columns are limited to 1024. Is it possible to increase the Maximum Number of Rows/Columns of the schmatic before importing the large netlist?

 

Thanks,

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    I suggest you contact customer support. You didn't say which version you're using - which is quite important as there have been a number of fixes related to Verilogin.

    You could always turn off the Full Place & Route option, so that it doesn't attempt to fully route the schematic. You could also decrease the density - it's a slider on the form. But without knowing what the real issue, it's hard to be sure. 1024x1024 should be OK for 40k components.

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    I suggest you contact customer support. You didn't say which version you're using - which is quite important as there have been a number of fixes related to Verilogin.

    You could always turn off the Full Place & Route option, so that it doesn't attempt to fully route the schematic. You could also decrease the density - it's a slider on the form. But without knowing what the real issue, it's hard to be sure. 1024x1024 should be OK for 40k components.

    Andrew.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information