Stats

  • Locked Locked
  • Replies 3
  • Subscribers 144
  • Views 13591
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding metal1 area below the label in metal pin format

rajs

Hi ,

I have a scenario in standard cell layout ,where i need to check the area availability for 2 via placement below the label on that entire net. we place M1 label on metal1 drawing layer, which may be rectangle or polygon. this label placement is placed on routing grid. Exactly half of the via width sits on left side and remaining half on right side of label justification. How to approach for this? Please let me know if the question is unable to understand.

 

Parents
  • rajs

    Hi Andrew,

    Thanks for giving hint. I will give a try and come back in case facing any issue with proper framing of question.

Reply
  • rajs

    Hi Andrew,

    Thanks for giving hint. I will give a try and come back in case facing any issue with proper framing of question.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.