• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Find a list of floating gates in schematic

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 145
  • Views 18268
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Find a list of floating gates in schematic

pham777
pham777 over 11 years ago

Hi,

I wonder if there is a skill code to find hierarchily a list of transistors which have its gate

1) not connected to power/ground

2) and not connected to other devices(transistors, R,L,C)

I am using cadence IC615.

Thanks a lot,

HP

  • Cancel
Parents
  • pham777
    pham777 over 11 years ago

    Hi Quek,

    Thanks for your input. Yes, DRC rule deck (not ERC) can catch these floating gates, but it only happen when you run DRC at the top level ( analog + digital ). At that time, it's probably too late .... The situation is this:

    we work on analog section of the chip and deliver to PnR people who will integrate with digital section. We see a lot of floating gates at our analog section but we don't know if they are real or not at this stage. What happen is there are a lot of gates which connected to output/input pins which inturn will be connected to digital section. Some of them are unused which cause real floating gates when they run drc at top level.

    I'd like to have a skill code to find a list of transistors in schematic (not in layout) which have its gates not connected to anything except pins, then I can determine which one is not used and terminate it properly by connecting to power/ground.

    Thanks a lot,

    HP

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • pham777
    pham777 over 11 years ago

    Hi Quek,

    Thanks for your input. Yes, DRC rule deck (not ERC) can catch these floating gates, but it only happen when you run DRC at the top level ( analog + digital ). At that time, it's probably too late .... The situation is this:

    we work on analog section of the chip and deliver to PnR people who will integrate with digital section. We see a lot of floating gates at our analog section but we don't know if they are real or not at this stage. What happen is there are a lot of gates which connected to output/input pins which inturn will be connected to digital section. Some of them are unused which cause real floating gates when they run drc at top level.

    I'd like to have a skill code to find a list of transistors in schematic (not in layout) which have its gates not connected to anything except pins, then I can determine which one is not used and terminate it properly by connecting to power/ground.

    Thanks a lot,

    HP

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information