Stats

  • Locked Locked
  • Replies 5
  • Subscribers 144
  • Views 13823
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

question about skill

Inas

Hello,

I have a schematic and layout and i need to run DRC, LVS , PEX and simulate using the calibre view using a skill code.

So how can i do that?

Thanks

BR,

Inas

Parents
  • Hi Inas,

    This looks like a job for a Modgen (module generator) - you don't need to write SKILL to create a complex placement of transistor instances (which can be abutted, and routed, and a guardring added too, if needed). Switch to Layout XL (VLS-XL) and enable the Constraint Manager. Select the instances that will be members of the 'array' - you can add dummy devices in the modgen, or if these devices are already layed out and match the schematic, select these as well as the M6, M7 and M9 instances. With the member devices selected create a Modgen constraint in the Constraint Manager (hover the mouse over the toolbar icons and you should see one that says "Module Generator", or click a drop-down arrow until you see the icon). Inside the Constraint Manager double click on the Modgen constraint to see some basic parameters such as the number of Rows and Columns, it looks like you need 5 rows and 7 columns. You should get a Modgen Editing layout window with an icon toolbar across the top - use this to abut selected instances (or all) and add a guardring and routing etc. Press the green check mark to save and exit.
    This is only a VERY basic overview of Modgens, look for videos, tutorials and RAKs (Rapid Adoption Kits) on Modgens on the Cadence Support website.

    Trying to create the above in SKILL code could be very complex, so I would definitely recommend the above approach.

    I hope this does what you need.

    Best regards,

    Lawrence.
Reply
  • Hi Inas,

    This looks like a job for a Modgen (module generator) - you don't need to write SKILL to create a complex placement of transistor instances (which can be abutted, and routed, and a guardring added too, if needed). Switch to Layout XL (VLS-XL) and enable the Constraint Manager. Select the instances that will be members of the 'array' - you can add dummy devices in the modgen, or if these devices are already layed out and match the schematic, select these as well as the M6, M7 and M9 instances. With the member devices selected create a Modgen constraint in the Constraint Manager (hover the mouse over the toolbar icons and you should see one that says "Module Generator", or click a drop-down arrow until you see the icon). Inside the Constraint Manager double click on the Modgen constraint to see some basic parameters such as the number of Rows and Columns, it looks like you need 5 rows and 7 columns. You should get a Modgen Editing layout window with an icon toolbar across the top - use this to abut selected instances (or all) and add a guardring and routing etc. Press the green check mark to save and exit.
    This is only a VERY basic overview of Modgens, look for videos, tutorials and RAKs (Rapid Adoption Kits) on Modgens on the Cadence Support website.

    Trying to create the above in SKILL code could be very complex, so I would definitely recommend the above approach.

    I hope this does what you need.

    Best regards,

    Lawrence.
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.