Stats

  • Locked Locked
  • Replies 2
  • Subscribers 143
  • Views 10895
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

update the layout connectivity by shorting two terminals of Analog lib Resistor in layout

naresh9005

Hi 

we have many analoglib resistors in our schematic, we will be filtering these resistors and short the two terminals while running LVS by using  (asura/pvs) commands, because these does not represent any physical device. 

but problem with this resistor is, it is breaking the connectivity in layout, 

Take an example of analoglib resistor "R",  two terminals are connected to "netA" and "netB"  respectively  in schematic, while doing layout i suppose to ignore resistor(R) and short netA and netB. is there any way to update the layout connectivity by this way. 

we are able to filter out analoglib resistor connected nets by using below code, 

procedure(FilterAnalogLibResNets()
cv = geGetEditCellView()
analoglibres = setof(resinst cv~>instances resinst~>libName == "analogLib" && resinst~>cellName == "res")
foreach(analoglibres1 analoglibres
neta = car(analoglibres1~>instTerms)~>net~>name
netb = cadr(analoglibres1~>instTerms)~>net~>name
printf("Two terminals of Analoglib resistor are connected to net %s and net %s these two should short in layout \n" neta,netb)
);foreach
)
 

is there any way to update the layout connectivity by shorting neta and netb?

Regards 

Naresh 

Parents

  • Hi Naresh,

    The analogLib res component has been updated from IC618/ICADVM201 ISR14 onwards to be treated as a short by Virtuoso Layout Suite XL, but in versions prior to that you can Launch->Configure Physical Hierarchy and then go to the Cells tab, select the analogLib/res row, and set the Remove Device entry to (short(PLUS MINUS)) as follows:

    This will then ensure that the connectivity is made between the ends of the analogLib res devices.

    Regards,

    Andrew

Reply

  • Hi Naresh,

    The analogLib res component has been updated from IC618/ICADVM201 ISR14 onwards to be treated as a short by Virtuoso Layout Suite XL, but in versions prior to that you can Launch->Configure Physical Hierarchy and then go to the Cells tab, select the analogLib/res row, and set the Remove Device entry to (short(PLUS MINUS)) as follows:

    This will then ensure that the connectivity is made between the ends of the analogLib res devices.

    Regards,

    Andrew

Children

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.