• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. How to restrict net renaming to specific cell instances...

Stats

  • Replies 2
  • Subscribers 144
  • Views 49
  • Members are here 0

How to restrict net renaming to specific cell instances in layout using SKILL?

AR202509246930
AR202509246930 5 hours ago

I'm using a SKILL procedure to rename power and ground nets (vnn! to vnn, and vpp! to vpp) for instances in my layout. The layout contains three cells: "a", "b", and "c". I want the renaming to apply only to instances of cells "b" and "c", but my current code is also applying changes to "a" unexpectedly.
 

I suspect the condition is not filtering correctly. Could someone help me correct the logic so that the renaming only applies to "b" and "c"?
I'm using cadence virtuoso 23.1 version

Thanks in advance!

Code:

procedure(renamepwrandgrndnets()
let((cv instTerm netObj netName)
cv = geGetEditCellView()

foreach(inst cv~>instances
when(or(equal(inst~>cellName "b")
equal(inst~>cellName "c")
)
printf("Checking instance: %s\n" inst~>cellName)
instTerm = inst~>instTerms
foreach(term instTerm
netObj = term~>net
netName = netObj~>name
printf(" Terminal: %s, Current Net: %s\n" term~>name netName)
cond(
(netName == "vnn!"
printf(" Renaming net '%s' to 'vnn'\n" netName)
dbRenameNet(netObj "vnn")
)
(netName == "vpp!"
printf(" Renaming net '%s' to 'vpp'\n" netName)
dbRenameNet(netObj "vpp")
)
(t
printf(" Net '%s' is not vnn! or vpp!, skipping.\n" netName)
)
)
)
)
)
)
)

  • Cancel
  • Sign in to reply
Parents
  • AR202509246930
    AR202509246930 8 hours ago

    I'm using a SKILL procedure to rename power and ground nets (vnn! to vnn, and vpp! to vpp) for instances in my layout. The layout contains three cells: "a", "b", and "c". I want the renaming to apply only to instances of cells "b" and "c", but my current code is also applying changes to "a" unexpectedly.
     

    I suspect the condition is not filtering correctly. Could someone help me correct the logic so that the renaming only applies to "b" and "c"?
    I'm using cadence virtuoso 23.1 version

    Thanks in advance!

    Code:

    procedure(renamepwrandgrndnets()
    let((cv instTerm netObj netName)
    cv = geGetEditCellView()

    foreach(inst cv~>instances
    when(or(equal(inst~>cellName "b")
    equal(inst~>cellName "c")
    )
    printf("Checking instance: %s\n" inst~>cellName)
    instTerm = inst~>instTerms
    foreach(term instTerm
    netObj = term~>net
    netName = netObj~>name
    printf(" Terminal: %s, Current Net: %s\n" term~>name netName)
    cond(
    (netName == "vnn!"
    printf(" Renaming net '%s' to 'vnn'\n" netName)
    dbRenameNet(netObj "vnn")
    )
    (netName == "vpp!"
    printf(" Renaming net '%s' to 'vpp'\n" netName)
    dbRenameNet(netObj "vpp")
    )
    (t
    printf(" Net '%s' is not vnn! or vpp!, skipping.\n" netName)
    )
    )
    )
    )
    )
    )
    )

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • AR202509246930
    AR202509246930 8 hours ago

    I'm using a SKILL procedure to rename power and ground nets (vnn! to vnn, and vpp! to vpp) for instances in my layout. The layout contains three cells: "a", "b", and "c". I want the renaming to apply only to instances of cells "b" and "c", but my current code is also applying changes to "a" unexpectedly.
     

    I suspect the condition is not filtering correctly. Could someone help me correct the logic so that the renaming only applies to "b" and "c"?
    I'm using cadence virtuoso 23.1 version

    Thanks in advance!

    Code:

    procedure(renamepwrandgrndnets()
    let((cv instTerm netObj netName)
    cv = geGetEditCellView()

    foreach(inst cv~>instances
    when(or(equal(inst~>cellName "b")
    equal(inst~>cellName "c")
    )
    printf("Checking instance: %s\n" inst~>cellName)
    instTerm = inst~>instTerms
    foreach(term instTerm
    netObj = term~>net
    netName = netObj~>name
    printf(" Terminal: %s, Current Net: %s\n" term~>name netName)
    cond(
    (netName == "vnn!"
    printf(" Renaming net '%s' to 'vnn'\n" netName)
    dbRenameNet(netObj "vnn")
    )
    (netName == "vpp!"
    printf(" Renaming net '%s' to 'vpp'\n" netName)
    dbRenameNet(netObj "vpp")
    )
    (t
    printf(" Net '%s' is not vnn! or vpp!, skipping.\n" netName)
    )
    )
    )
    )
    )
    )
    )

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information