• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. Problem importing spice netlist

Stats

  • Replies 0
  • Subscribers 145
  • Views 20
  • Members are here 0

Problem importing spice netlist

GS202511058825
GS202511058825 4 hours ago

This question is for IC618.

I am trying to import a simple AND gate into my library as a schematic but I get the following error: 

ERROR (SPICEIN_GUI-25): Spice In import failed or is incomplete. Check logfile 'spiceIn.log' for errors.

However, the logfile cuts off in the middle of creating the schematic. This is also occurring for several other gates I've tried to import, but some of them import with no issues. I have already set up device mapping.

Here is the netlist:


.option scale=0.1u

.subckt AND2X1 VDD GND A Y B
M1000 Base_Cell_Single_Bool_3/a_55_24# VDD Y VDD pfet w=20 l=2
+ ad=100 pd=50 as=124 ps=52
M1001 Base_Cell_Single_Bool_3/a_55_n44# GND Y GND nfet w=16 l=2
+ ad=80 pd=42 as=96 ps=44
M1002 Y m1_7_25# VDD VDD pfet w=20 l=2
+ ad=0 pd=0 as=224 ps=102
M1003 Y m1_7_25# GND GND nfet w=16 l=2
+ ad=0 pd=0 as=96 ps=44
M1004 VDD B m1_7_25# VDD pfet w=20 l=2
+ ad=0 pd=0 as=124 ps=52
M1005 GND B Base_Cell_Single_Bool_0/a_55_n44# GND nfet w=16 l=2
+ ad=0 pd=0 as=96 ps=44
M1006 m1_7_25# A VDD VDD pfet w=20 l=2
+ ad=0 pd=0 as=0 ps=0
M1007 Base_Cell_Single_Bool_0/a_55_n44# A m1_7_25# GND nfet w=16 l=2
+ ad=0 pd=0 as=80 ps=42
C0 VDD GND 4.59fF
.ends

Here is the logfile:

===================
Spice In Log File
===================
Parameter file: /tmp/spiceInPo32970
Import Parameters:
Netlist file name: /home/srinivgu/Documents/ThesisResearch/Spice_Models_Hybrid/AND2X1.sp
Output library name: Hybrid
Output View Type: schematic
Schematic view name: schematic
Netlist view name: netlist_tmp
Reference Library List: NCSU_Devices_FreePDK45 Hybrid
Top cell: top
Device-mapping file name: /home/srinivgu/Documents/ThesisResearch/devicemap_hybrid
Master Cell for Ground: gnd
Schematic Generation parameter file: /tmp/schOpts_spiceInPo32970
Simulator: spectre
Output Simulator: spectre
paramCaseValue: default
Language: SPICE
Total number of files: 1.

Netlist File: /home/srinivgu/Documents/ThesisResearch/Spice_Models_Hybrid/AND2X1.sp.
Total number of Subckts: 1.

********
Created Hybrid.AND2X1:netlist_tmp
Created net VDD.
Created term VDD.
Created net GND.
Created term GND.
Created net A.
Created term A.
Created net Y.
Created term Y.
Created net B.
Created term B.

Total number of Insts: 9.

Inst: M1000
Created net 'Base_Cell_Single_Bool_3/a_55_24#'.
Found net 'VDD'.
Found net 'Y'.
Found net 'VDD'.
Created net 'pfet'.

Master Cell 'pfet' mapped to 'PMOS_VTL'.
Master Cellview: 'NCSU_Devices_FreePDK45.PMOS_VTL:symbol' found.
Created instance 'M1000'.
Created connection between net '

  • Cancel
  • Sign in to reply

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information