• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Circuit Power Analysis

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 92
  • Views 15100
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Circuit Power Analysis

archive
archive over 19 years ago

Hello,
I'm a graduate student at the EE faculty, Technion, Israel. I'm currently working on a thesis on static power analysis of circuit level. For that purpose, I first review existing power analyzing tools.
It will be very helpful if you could answer me the following short questions, or point me to where I can find this information. If you wish, I'll be happy to send you the complete review of existing tools one I finish it.

My questions are:
1. Does your tool run on circuit level or on RTL? I'm interested in circuit level power analyzers.
2. Is you tool static or dynamic? i.e. does it actually simulate the circuit using circuit simulator, or just model the behavior (or both - for instance dynamically simulates leakage and statically models switching power)
3. Is there a separate report for each power component (CV^2, rush through, leakage, glitch, overshoot power etc.)?
4. Does your tool handle only cell based design (that require pre-characterized cells) or transistor-based design as well?
5. If possible - how do you model the different power components (how do you calculate the capacitance for the CV^2 model, the leakage, the rush through etc.) in non-cell based design
6. Does your tool contain power optimizer?
7. Do you report the max/min leakage?
8. Any additional feature that distinguish your tools from others?
9. Are there any published papers describing the architecture of your tool?

You help is very much appreciated.
Thank You,
Yoni Aizik.


Originally posted in cdnusers.org by yoniaaa
  • Cancel
Parents
  • JosephYork
    JosephYork over 5 years ago

    Hello Yoni, I used Xilinx Power Estimator for my final project (for my BSc in electrical engineering at Arizona State University). My purpose was to analyze how Virtuoso may be used with Vivado design tools. The publication of the circuit power analysis and guidelines how to buy dissertation

    You may contact me at: joseph (dot) york (at) asu (dot) edu

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • JosephYork
    JosephYork over 5 years ago

    Hello Yoni, I used Xilinx Power Estimator for my final project (for my BSc in electrical engineering at Arizona State University). My purpose was to analyze how Virtuoso may be used with Vivado design tools. The publication of the circuit power analysis and guidelines how to buy dissertation

    You may contact me at: joseph (dot) york (at) asu (dot) edu

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information