• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Designing for low power

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 90
  • Views 13266
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Designing for low power

archive
archive over 19 years ago

OK, since it's an area I have a bit of interest in, how about a couple of general questions to kick things off:

How many people in here are actually designing for "low power"?

What techniques are you using?

CD


Originally posted in cdnusers.org by crispy_duck
  • Cancel
Parents
  • archive
    archive over 19 years ago

    My personal favourites:

    1) Failing to clamp outputs from a powered-domain into an unpowered one when the library has diode-protection to Vdd in all cells (Oh look, we're powering the core via a single wire!)
    2) Rebuffering feed-through nets inside a chiplet which has all its power turned-off (Oh, where has our interrupt gone???)
    3)Passing a clock from one domain to another and back, then discovering that the timing alters with respect to a path that is kept in the first domain (Why does our chip fail when we alter the voltages??)

    I could go on, but I'd like to retain the illusion that I'm competent at this sort of stuff ;-)

    CD


    Originally posted in cdnusers.org by crispy_duck
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 19 years ago

    My personal favourites:

    1) Failing to clamp outputs from a powered-domain into an unpowered one when the library has diode-protection to Vdd in all cells (Oh look, we're powering the core via a single wire!)
    2) Rebuffering feed-through nets inside a chiplet which has all its power turned-off (Oh, where has our interrupt gone???)
    3)Passing a clock from one domain to another and back, then discovering that the timing alters with respect to a path that is kept in the first domain (Why does our chip fail when we alter the voltages??)

    I could go on, but I'd like to retain the illusion that I'm competent at this sort of stuff ;-)

    CD


    Originally posted in cdnusers.org by crispy_duck
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information