Stats

Locked Locked
Replies 0
Subscribers 90
Views 12985
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SRPG cells?

Hi,

I'm interested in knowing how many of you are using SRPG (state-retention power gated) cells in your design, and what methodology do you use during synthesize and P&R to handle these cells. For example, how do you route the extra power pin on the SRPG registers?

cheers

Originally posted in cdnusers.org by wtan

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.