• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Low Power tip of the Week: MSV synthesis - implications

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 90
  • Views 473
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Low Power tip of the Week: MSV synthesis - implications

archive
archive over 18 years ago

One subtle implication of lowering the operating voltage of a power domain in a design that employs voltage scaling is: the more you lower the operating voltage, the worse timing becomes (cells have less drive strength, more delay etc). Therefore, in order to get back to the original timing, the synthesis tool has to optimize the design further. This *might* lead to the designer not getting as much power savings as originally expected.
 
Therefore, it's helpful to be using a library set that is less sensitive to operating voltages (timing-wise), when applying voltage scaling to a design.


Originally posted in cdnusers.org by wtan
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information