Stats

Locked Locked
Replies 2
Subscribers 91
Views 13317
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Removing buffers

Hi All,

Does anybody know how we can avoid adding drc buffers between two modules? In the top-level there is a timing model of an analogue block (.lib file) and a digital block. The RTL Compiler adds buffers on paths between analogue and digital ports. The buffers are added to avoid drc violations. Is there a way to avoid generating these buffers?

Thank you in advance,

Masoud

Kari over 16 years ago

Hi Masoud,
Did you try putting a set_dont_touch on those nets between the analog and digital blocks?
- Kari
Cancel
Vote Up 0 Vote Down

Cancel
designer over 16 years ago

Hi,

Thank you you for the email! I set the ideal_driver attribute of the pin to TRUE and it works now!

Regards,

Masoud
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.