Stats

Locked Locked
Replies 0
Subscribers 90
Views 12626
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Great power estimation article on EETimes

Low-power design was certainly a hot topic at CDNLive Silicon Valley last week. One common question that surfaced repeatedly is how one can accurately estimate power. EETimes has just published a great "tips and tricks" article by Brad Miller. In it, Brad outlines at a high level, a great way to bring more power predictability to the logic design and synthesis process.

http://www.eetimes.com/news/design/showArticle.jhtml?articleID=201805258

Luke

Originally posted in cdnusers.org by lukelang

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.