Stats

  • Locked Locked
  • Replies 12
  • Subscribers 93
  • Views 8621
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

encounter -error while loading design

gops
**ERROR: (SOCLF-82): Macro "DFSECP1" obs coordinate y value 9.0740 isn't on manufacturing grid. It's likely result in placement/routing that can't be manufactured How could i solve this error?
Parents

  •  "Offgrid" means off the manufacturing grid. The manufacturing grid is the smallest resolution that the manufacturing equipment is capable of. So the edges of all shapes must align to this grid. The grid can be found in the tech LEF (MANUFACTURINGGRID 0.005 ;), but to double-check that the LEF is correct, I would consult the design rule manual.

    Obstruction layers, also called blockages, are used in LEF files as an abstraction of more detailed metal. For example, the actual layout of an AND cell has lots of shapes, but in a place and route tool, you just need to know the size of the AND cell, the shape and locations of the pins, and the locations you CAN'T put routing metal - that's where the obstructions come in. Instead of the LEFs having every little detail (file would be huge and runtimes long), it uses the OBS layers. (Not sure if I explained that very well.)

    Since the manufacturing grid is stated in the LEF, it is very unlikely that you would get any pins/cells/nets/wires offgrid, but it can happen. For example, you may hand-route something and turn off "snap to grid". If something like that does happen, it's usually very easy to move the wire or the cell, etc. Verify Geometry will flag offgrid violations; make sure you run that.

     Hope that helps.

Reply

  •  "Offgrid" means off the manufacturing grid. The manufacturing grid is the smallest resolution that the manufacturing equipment is capable of. So the edges of all shapes must align to this grid. The grid can be found in the tech LEF (MANUFACTURINGGRID 0.005 ;), but to double-check that the LEF is correct, I would consult the design rule manual.

    Obstruction layers, also called blockages, are used in LEF files as an abstraction of more detailed metal. For example, the actual layout of an AND cell has lots of shapes, but in a place and route tool, you just need to know the size of the AND cell, the shape and locations of the pins, and the locations you CAN'T put routing metal - that's where the obstructions come in. Instead of the LEFs having every little detail (file would be huge and runtimes long), it uses the OBS layers. (Not sure if I explained that very well.)

    Since the manufacturing grid is stated in the LEF, it is very unlikely that you would get any pins/cells/nets/wires offgrid, but it can happen. For example, you may hand-route something and turn off "snap to grid". If something like that does happen, it's usually very easy to move the wire or the cell, etc. Verify Geometry will flag offgrid violations; make sure you run that.

     Hope that helps.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.