• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. clock tree synthesis & clock mesh synthesis

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 4028
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clock tree synthesis & clock mesh synthesis

gops
gops over 16 years ago
what is the difference between clock tree synthesis and clock mesh synthesis? How will i select one for the design ( i think only one of these is necessary for a single design). Please give me some guidelines regarding these. Thanks gops
  • Cancel
  • BobD
    BobD over 16 years ago

    Hi gops,

    This is a valid question.  Clock Tree Synthesis is a long-standing technique widely available in place and route tools whereby the tool is tasked with automatically matching the arrival time of the clock signal at each target in the clock network by building a tree of buffers and inverters distributed across the design. I would estimate that 90+% of designs implemented in SoC-Encounter use this approach.

    Clock Mesh is an approach to consider when very tight control of arrival times of clock signals is mandatory. There are a few different approaches that fall into the Clock Mesh category, but essentially we seek to build a mesh-like strucutre across the chip with very regular drivers in the clock network.  This regularity leads to very similar arrival times at each target (ie "low skew").  The tradeoffs associated with Clock Mesh are typically:

    • Complexity of implementation
    • Higher power consumption
    • Greater routing resources used by the clock mesh

    Hope this helps!
    -Bob

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • gops
    gops over 16 years ago
    Hi Bob;
    Thanks for the reply.
    I think it will be helpful if you give some more idea about the clock mesh about how the tight control of arrival times is met better than clock tree and also about how clock buffers are inserted in the mesh such things. Also it will be better understood if you can give a snapshot of the clock mesh .
     
    Thanks N regards
    gops.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information