Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 14235
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to mark a high voltage net?

loesje

 Hi,

I encounter problems with DRC checks on high voltage nets.

High voltage nets have different spacing rules then the nominal  voltage nets.

These high voltage nets come from a hard macro with .LEF and .LIB and encounter is treating them as standard signal nets.

So encounter thinks he is complying to the rules and at the moment the gds2 of this hard macro is used with calibre it finds the thick oxide parts.

Is there a way to set these nets as high voltage nets such that encounter will comply to these high voltage spacing rules?

Thanks and kind regards,

Loes

 

 

  • by using Allegro tool and if u know the net name for those high volt...

    using constrain manager u can assign spacing and track width for that paticular net.....

    and u can high light the paticular nets...

    it is ur qustion right? please be free for our commands......waiting for ur replay...thank u

    regards,

    raam 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.