DRC error correct!

Hi,

 Please help me in clearing these DRC errors. I use UMC180(0.18u) technology standard cells, design kit being obtained from Farday Corporation. I used Encounter to do my place and route and streamed in my instances in Virtuso editor and finished a clean DRC check in Assura too. When our design was passed on to our IP vendors (IMEC) they reported (the given three) nearly 550 violations.

1) RULECHECK 4.2B.a ............ TOTAL Result Count = 102 (102) Minimum N-Well to N-Well spacing for equal-potential is 0.9

2) RULECHECK 4.16B .............. TOTAL Result Count = 229 (266) Minimum space between two NPlus regions is 0.40um

3) RULECHECK 4.17B............... TOTAL Result Count = 227 (264) Minimum space between two PPlus regions is 0.40um

I could see filler cells near the location where Violation(1) occurs. Violation(2) and Violation(3) in the vicinity of fillers and no big observation did I make.

 Filler cells available in my library are FILLER1, FILLER2, FILLER4, FILLER8, FILLER16, FILLER32, FILLER64, FILLER2C, FILLER4C, FILLER8C, FILLERAC, FILLERBC, FILLERCC. Those which end with the letter 'C' have a built in decoupling capacitance constructed using MOS caps.

Please help me in clearing those violations. I suspect if these fillers with decoupling capacitance are causing the problem. I am not sure because I don't have the layout information for the standard cells. So I can't run a DRC check even after replacing fillers. Have anyone faced these sort of situations  My tapeout deadline is on Dec1 and I was replied with the following errors on Nov 29.  Please help me in solving this issue at the earliest.

 Thanks in advance

Shankar