• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. remaining transition violations on clock nets

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 90
  • Views 13610
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

remaining transition violations on clock nets

archive
archive over 20 years ago

I have macro cells in the design that have transition limit on a clock pins that is much lower than standard cells. In the ctstch file I have to define transition requirements SincMaxTran that is appropriate for standard cells but higher than that of the macro cells. As a result a few transition violations remain on clock nets connected to the macro cells - Cadence CTS optimizes transition based on a requirement in ctstch file without considering lib files. Do you have any automated solution to fix remaining transition violations, besides what I currently have in the flow is a fix by "Interactive ECO" ?


Originally posted in cdnusers.org by jaheira
  • Cancel
Parents
  • archive
    archive over 20 years ago

    This is what the MacroModel syntax is created for. In your CTS constraints specification, you can specify a min and max rise/fall delay on the macro port (for all instances of a macro) or pin (instance specific). The syntax is:

    MacroModel port cellName/portName maxRise minRise
    maxFall minFall inputCap

    For example:

    MacroModel port myMacro/clk 10ns 5ns 12ns 7ns 20pf

    I have found that any units are OK but you must specify SOME unit (ps, ns, etc).

    Kevin


    Originally posted in cdnusers.org by kevink
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 20 years ago

    This is what the MacroModel syntax is created for. In your CTS constraints specification, you can specify a min and max rise/fall delay on the macro port (for all instances of a macro) or pin (instance specific). The syntax is:

    MacroModel port cellName/portName maxRise minRise
    maxFall minFall inputCap

    For example:

    MacroModel port myMacro/clk 10ns 5ns 12ns 7ns 20pf

    I have found that any units are OK but you must specify SOME unit (ps, ns, etc).

    Kevin


    Originally posted in cdnusers.org by kevink
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information