Stats

Locked Locked
Replies 2
Subscribers 92
Views 13168
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clk gating for soc encounter

Hi all,

With regards to using discrete clk gating cells, is it sufficient to jus set the cllkgateaware to true in Ecnounter? Do i need to specify additional settings in the clock spec file?

Any advice is greatly appreciated! thanks :)

RahulRc over 16 years ago

Hi porcupine,
use "-clkGateAware" option in setPlaceMode.
no need to specify additional setting in clock spec file.

Regards.
Cancel
Vote Up 0 Vote Down

Cancel
porcupine over 16 years ago

Thanks RahulRC!
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.