• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. worst operating conditions for typical library.

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 91
  • Views 14530
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

worst operating conditions for typical library.

gops
gops over 16 years ago
I have 3 different libraries for typical, worst and best conditions. I'm using RTL compiler for synthesis purpose. I have used typical library for synthesiszing and obtained the synthesized netlist. But i need to analyse the same netlist under worst operating conditions. some one please tell me how to do this.
  • Cancel
Parents
  • grasshopper
    grasshopper over 16 years ago

    I also wanted to add to Bob's reply that normally you synthesize to the same worst timing conditions as you use for P&R. Otherwise you can end up with a far more challenging problem during timing closure. The recommended flow is usually to use worst case libraries during synthesis and best and worst in P&R (since hold fixing needs to be addressed as well) In some of the newer technologies (65nm and less) you may need to do multiple corner since not all best and all worst are on the same corners. 

     

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • grasshopper
    grasshopper over 16 years ago

    I also wanted to add to Bob's reply that normally you synthesize to the same worst timing conditions as you use for P&R. Otherwise you can end up with a far more challenging problem during timing closure. The recommended flow is usually to use worst case libraries during synthesis and best and worst in P&R (since hold fixing needs to be addressed as well) In some of the newer technologies (65nm and less) you may need to do multiple corner since not all best and all worst are on the same corners. 

     

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information