Stats

  • Locked Locked
  • Replies 12
  • Subscribers 95
  • Views 27880
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Decap cells

gops
Can any body please tell me in detail how decap cells helps in reducing IR drop .
  • in reply to moh sadeghi

    Hi Mohammad

    Nicely explained but my query is that 

    Is it preferable to connect directly power  to gate terminal ?

    and could you please elaborate on how decaps have more leakage?

    Thanks

    vs8747

  • in reply to vs8747

    This is a very important question. Gate oxide directly to supply is an ERC violation. Is this waived in the digital environment, or is there any series protection with the gate of the decap to protect it under ESD. The lower the voltage, the thinner the gate oxide, so even though the gate oxide rupture potential could be higher than supply spec. there is still a risk. Does anyone have a pointer to a useful layout design that protects the decap under ESD? Or is it purely gate to supply rail.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.