Stats

  • Locked Locked
  • Replies 2
  • Subscribers 90
  • Views 13288
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

user opinion on SOCE hold fixing in 130nm and 90nm design

archive

We ran into some problem in hold fixinng in SOCE, not abel to fix all the violations. STA using Prime Time reported more violations than SOCE.

Thanks.

li siang


Originally posted in cdnusers.org by lisiang

  • Hi lisiang,

    Did SoC-E report hold violatons remained after running hold fixing?

    ie, do you think it was purely a timing correlation issue -or- a quality of results issue as well as a timing correlation issue?

    Thanks,
    Bob


    Originally posted in cdnusers.org by BobD

  • it is more of timing timing correlation issue. By default, PT report both setup and hold violation in OCV mode, ie for setup, fast slew prop. to the lauching flop and slow slew prop. to the capturing flop. SOCE timing optimzation (optDesign) was not able to handle both fast and slow slew prop. in the same run.

    li siang


    Originally posted in cdnusers.org by lisiang

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.