Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13781
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

metals for routing

gops
For an 8 layer metal process, what are the metal layers usually used for 1)power rings. 2)power stripes 3)clock routing.

  •  I mentioned some of this in a reply to your other post about power stripes, but again it really depends on the design. For a recent 8-layer design, we had std cell rails on m1, stripes on metals 4 - 8. I don't recall what layers we did rings in. Make it easy for connecting to IO cells. As for clock routing, since clocks are usually routed before everything else, they tend to end up on layers 3 - 5. You can specify preferred top and bottom layers in the .ctstch file. You may want to limit the top layer, for example, if you have thicker metal on your upper layers and you don't want to use them for the clocks.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.