• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. clock gating paths

Stats

  • Locked Locked
  • Replies 12
  • Subscribers 93
  • Views 26912
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clock gating paths

maven7783
maven7783 over 16 years ago

Hi All,

In my design i got many clock gating setup violations which are due to negative skew i.e., my launch clock delay is more than capture clock delays.Placement in the design is clock gate aware.

Can someone suggest some techniques for these kind of violations. 

  • Cancel
Parents
  • maven7783
    maven7783 over 16 years ago

    Hi Bob,

    i attached a doc which shows rough scenario in my design.

    While building CTS i made the net (shown in brown in the doc)  as dontTouch (in .ctstch file) so that tool while building CTS moved the buffer on the brown line and added it before the clk pin of icg (indicated by blue line in doc) satisfying the latency.

    This is not the scenario of all icgs there were some icgs whose fanout is more than 10.

    Obviously many path will get violated if i specify icg ck pin as leaf port.Tool should not stop at icg ck pin but it should consider the icg ck as intermediate balancing point and not put many buffers after it to meet max delay constraint. 

    i thought of cloning and come back to you after using it. 

     

    Thanks,

    maven. 

    clkgating.doc
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • maven7783
    maven7783 over 16 years ago

    Hi Bob,

    i attached a doc which shows rough scenario in my design.

    While building CTS i made the net (shown in brown in the doc)  as dontTouch (in .ctstch file) so that tool while building CTS moved the buffer on the brown line and added it before the clk pin of icg (indicated by blue line in doc) satisfying the latency.

    This is not the scenario of all icgs there were some icgs whose fanout is more than 10.

    Obviously many path will get violated if i specify icg ck pin as leaf port.Tool should not stop at icg ck pin but it should consider the icg ck as intermediate balancing point and not put many buffers after it to meet max delay constraint. 

    i thought of cloning and come back to you after using it. 

     

    Thanks,

    maven. 

    clkgating.doc
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information