• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. SOC Encounter Bus Delimiters

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 14523
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SOC Encounter Bus Delimiters

temp52411
temp52411 over 16 years ago

I am currently using SOC Encounter (6.2) for place and route of a digital IC design that I would like to import into ICFB/Virtuoso (5.1.41) using a GDS(II) Stream.  Unfortunately, Virtuoso uses a bus delimiter of <> such as A<3:0> while SOC Encounter uses [] such as A[3:0].  When I import an HDL file (Verilog or VHDL) into Virtuoso to generate a schematic, all buses use <>.  When I perform place and route using the same HDL file in Encounter, all buses use [].  When I export to GSDII and then import that into Virtuoso layout editor and then perform LVS with Assura (3.17), it complains that the buses do not match (i.e. A<3:0> is not the same as A[3:0].  It appears I can not change Virtuoso's bus delimiters, so I was wondering if it was possible to change Encounter's, such as during the export to GDSII.  If anyone has any idea how to do this, I would be very appreciative.  Thank you.

  • Cancel
Parents
  • Tongju
    Tongju over 16 years ago

    Sorry, I don't know any command to convert bus [ into bus <> inside SOC. However, I don't have the problem when  I use DEF format instead of GDS (save a DEF file inside SOC and then, from dfII, use File->Import->DEF ...).  The bus format in my DEF file is [, but when I use File->Import->DEF to get the DEF file into Virtuoso, the bus format is automatically changed to <>.

     Also, it should be very easy to have a skill code to convert the bus format inside Virtuoso...

    Tongju

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Tongju
    Tongju over 16 years ago

    Sorry, I don't know any command to convert bus [ into bus <> inside SOC. However, I don't have the problem when  I use DEF format instead of GDS (save a DEF file inside SOC and then, from dfII, use File->Import->DEF ...).  The bus format in my DEF file is [, but when I use File->Import->DEF to get the DEF file into Virtuoso, the bus format is automatically changed to <>.

     Also, it should be very easy to have a skill code to convert the bus format inside Virtuoso...

    Tongju

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information