• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. VLSI Digital Design with Verilog - Workshop

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 90
  • Views 462
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VLSI Digital Design with Verilog - Workshop

archive
archive over 19 years ago

Silicon Valley Technical Institute is offering a two-day Workshop in "Verilog Essentials for VLSI Design". The Work Shop will be held on May 3rd - 4th, 2006. Location: 1762 Technology Drive, Suite 227 San Jose, CA 95110. For more information copy and paste the following link into your web browser:

www.svtii.com/.../Verilog-Essentials-VLSI-SVTI.pdf

To register, call Loriann Cornwell at 408-573-0100 or Visit SVTI website at WWW.SVTII.COM

Thanks,
Loriann


Originally posted in cdnusers.org by loriann555
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information