• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. Questiorn: what should be the starting utilization for a...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 90
  • Views 15055
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Questiorn: what should be the starting utilization for a new design

archive
archive over 19 years ago

When starting a new design (chip or hier block), how do one determines the initial utilizattion with and without any hard macro.  Any opion on the ideal util. for SOCE.

Thanks.

li siang


Originally posted in cdnusers.org by lisiang
  • Cancel
Parents
  • archive
    archive over 19 years ago

    Hi,

    Depend on alot of things ... important one are number of metal layers, and project schedule. Also heavily depend on the ASIC library (e.g. some D0, D1 and D2 have the same size, and thus utilization can be higher).

    I think the best reference is the previously tape-out design. I observed that for Encounter, when the design and constraint are not stable, the utilization can increase by more than 10% before and after physical synthesis. At tape-out time where the quality of the design and constraint are good, the utilization increase is smaller. Perhaps this is due to the natural of the design I am working on. Anyway, this make targeting a utilisation difficult.

    I think a final utilization of about 80% should be okay for 6 metal process.

    Regards,
    Eng Han


    Originally posted in cdnusers.org by EngHan
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 19 years ago

    Hi,

    Depend on alot of things ... important one are number of metal layers, and project schedule. Also heavily depend on the ASIC library (e.g. some D0, D1 and D2 have the same size, and thus utilization can be higher).

    I think the best reference is the previously tape-out design. I observed that for Encounter, when the design and constraint are not stable, the utilization can increase by more than 10% before and after physical synthesis. At tape-out time where the quality of the design and constraint are good, the utilization increase is smaller. Perhaps this is due to the natural of the design I am working on. Anyway, this make targeting a utilisation difficult.

    I think a final utilization of about 80% should be okay for 6 metal process.

    Regards,
    Eng Han


    Originally posted in cdnusers.org by EngHan
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information