Stats

  • Locked Locked
  • Replies 5
  • Subscribers 92
  • Views 16593
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Congestion + timing violations. How to approach this?

potat0e
Just like to find out what's the general approach in this situation. You had a floorplan, placement and CTS done. After optDesign -postCTS, there were a handful of huge violation WNS. Looking through the timing report, some are multicycle path which can be resolve by adjusting the constraints. Whereas, some paths had a lots of buffers added during hold fixing. From the floorplan, there are also local area where the congestion are quite high, H:75/40, V:45/20. Generally, what approach would you guys be taking with this situation?
Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.