Stats

  • Locked Locked
  • Replies 0
  • Subscribers 90
  • Views 12675
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

using CTGen

archive

Is it possible to generate a clock tree devoid of buffers/inverters using CTGen? Can this be done by giving a huge skew margin (say like 1.0 ns)?

I know it is possible to have only buffers and not inverters by specifying

define_cells
no_inverters    ...in the constraint file.

But,
define_cells
no_inverters
no_buffers     ...gives an error (does this mean I cant have a clock tree without buffers/inverters?)


Originally posted in cdnusers.org by kdurais

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.