• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
  3. DRC problems with IBM PDK

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 91
  • Views 13513
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC problems with IBM PDK

weiz
weiz over 16 years ago

Hello,

I have access to the IBM PDKs for both 65nm (cmos10lpe) and 45nm (soi120S). I wanted to test the PDK and the DRC tool so I made a layout containing just one nmos and ran DRC on it. To my surprise, I got DRC errors for the IBM PDK nmos cell using the IBM PDK DRC runset. Shouldn't the cell provided in the PDK be error-free?

Another question is specific to the 45nm PDK (soi120S): on the nmos and pmos cell, there are poly layer strips (pc) that are close but separated from source and drain. What purpose do these poly layer strips serve?

Finally, I am quite new to layout design with PDKs. In fact, I have only used Cadence gpdk and TSMC 0.25um PDK before; both are much easier to use than the IBM 65nm and 45nm PDK that I have to use for my project. Does anyone know if there is a good layout tutorial that uses IBM PDKs, or if anyone is expert with these PDKs, may I ask you more related question privately?

Thanks anyone for their help in advance!!

 

  • Cancel
Parents
  • Kari
    Kari over 16 years ago

     I don't know anything about specific PDKs, but if you run DRC on just one cell, you're bound to get errors relating to the fact that it's just one cell and not part of a chip. You may have to turn off options in your DRC deck for verifying single cells. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Kari
    Kari over 16 years ago

     I don't know anything about specific PDKs, but if you run DRC on just one cell, you're bound to get errors relating to the fact that it's just one cell and not part of a chip. You may have to turn off options in your DRC deck for verifying single cells. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information